ログイン
言語:

WEKO3

  • トップ
  • ランキング
To
lat lon distance
To

Field does not validate



インデックスリンク

インデックスツリー

メールアドレスを入力してください。

WEKO

One fine body…

WEKO

One fine body…

アイテム

  1. 広島大学博士論文
  2. 2012年度以前

AN ARCHITECTURAL STUDY ON MASSIVE MULTIPROCESSOR SYSTENS

https://hiroshima.repo.nii.ac.jp/records/2005280
https://hiroshima.repo.nii.ac.jp/records/2005280
d360372f-34aa-41f2-ab35-b3f8e95483d6
名前 / ファイル ライセンス アクション
diss_ko591.pdf diss_ko591.pdf (3.8 MB)
Item type デフォルトアイテムタイプ_(フル)(1)
公開日 2023-03-18
タイトル
タイトル 多数個マルチプロセッサのアーキテクチャに関する研究
言語 en
タイトル
タイトル AN ARCHITECTURAL STUDY ON MASSIVE MULTIPROCESSOR SYSTENS
言語 ja
作成者 相原, 玲二

× 相原, 玲二

ja 相原, 玲二

en Aibara, Reiji

Search repository
アクセス権
アクセス権 open access
アクセス権URI http://purl.org/coar/access_right/c_abf2
権利情報
権利情報 Copyright(c) by Author
主題
主題Scheme NDC
主題 540
内容記述
内容記述 The computer architecture has been explored for higher performance, higher facilitate and/or more reliable systems at lower costs ( sometimes at any cost ). Parallel processing with multiprocessors has been employed by many researchers as a suitable technology for the improvements, and has been realized in experimental or commercial machines consisting of up to 10<2> processors. In particular, a lot of proposals for new supercomputer architectures aimed at increasing machine performance by an order of magnitude have come out in the past several years. Decreasing costs and increasing density of CPU and memory chips due to the recent advanced VLSI technology have made such computer architectures feasible even if it is a Massive Multxprocessor system ( in short, MMS ) con figuring more than 10<3> processing elements. However, there remain a lot of problems to be solved toward realization of the MMS's efficiently performing a job. The goal of this dissertation is to provide a design methodology of such MMS-s based on the architecture aimed at increasing their performance. Though several levels of the architectures are investigated, we mainly focus on the PMS ( Processor-Memory- Swxtch ) level because ,systems based on the architecture allow the design flexibility of their parallelism, and have great possibility of a realization at high cost-performance. On the basis of several experiments using multiprocessor UNIP with 32 processors, the dissertation describes a massive multiprocessor simulator for performance evaluation and interconnection networks for MMS-s based on a new device technology, i.e., 3-dimensional integrated circuits. First, Chapter 1 surveys studies on computer architectures toward higher performance of computing systems in various levels. In Chapter 2, multiprocessor approaches are presented. Basic parallel processing schemes and typical multiprocessor configurations are summarized, and then, a fabrication of experimental multiprocessor system UNIP is described. After several experiments using UNIP are demonstrated, essential and crucial issues of multiprocessors derived from that experience are summarized. In Chapter 3, a modeling of MMS programs for performance evaluation using the parallel programming scheme is proposed. The model which is largely intuitive, is applicable to a simulater for the performance evaluation of MMS s in which the interprocessor communication cost can be measured. After a description language of the programming scheme is described, the simulator implemented on the UNIX system and simulatxon analysis on the experimental results are demonstrated. In Chapter 4. a new type of common memory ( in short, 3-D CM ) based on a technology of 3-dimensional integrated circuits is proposed and its fundamental properties are described. communication module for connecting processors using 3-D CM and processor interconnect!on networks for MMS's, consisting of the modules are demonstrated. A brief analysis of the network performance is also described. Finally, in Chapter 5, we discuss and summarize further problems to realize high-performance MMS's.
言語 en
言語
言語 eng
資源タイプ
資源タイプ識別子 http://purl.org/coar/resource_type/c_db06
資源タイプ doctoral thesis
関連情報
関連タイプ references
識別子タイプ URI
関連識別子 http://ir.lib.hiroshima-u.ac.jp/00020809
関連情報
関連タイプ references
識別子タイプ URI
関連識別子 http://ir.lib.hiroshima-u.ac.jp/00020810
学位授与番号
学位授与番号 甲第591号
学位名
言語 ja
学位名 博士(工学)
学位名
言語 en
学位名 Engineering
学位授与年月日
学位授与年月日 1986-03-25
学位授与機関
学位授与機関識別子Scheme kakenhi
学位授与機関識別子 15401
言語 ja
学位授与機関名 広島大学
学位授与機関
言語 en
学位授与機関名 Hiroshima University
旧ID 21040
戻る
0
views
See details
Views

Versions

Ver.1 2025-02-18 10:06:31.959913
Show All versions

Share

Mendeley Twitter Facebook Print Addthis

Cite as

エクスポート

OAI-PMH
  • OAI-PMH JPCOAR 2.0
  • OAI-PMH JPCOAR 1.0
  • OAI-PMH DublinCore
  • OAI-PMH DDI
Other Formats
  • JSON
  • BIBTEX

Confirm


Powered by WEKO3


Powered by WEKO3