{"created":"2025-02-18T10:18:27.354290+00:00","id":2005697,"links":{},"metadata":{"_buckets":{"deposit":"d8aee873-2d9d-4372-b608-7e9df8dcecfb"},"_deposit":{"created_by":41,"id":"2005697","owners":[41],"pid":{"revision_id":0,"type":"depid","value":"2005697"},"status":"published"},"_oai":{"id":"oai:hiroshima.repo.nii.ac.jp:02005697","sets":["1730444908512:1730444916333"]},"author_link":[],"item_1617186331708":{"attribute_name":"Title","attribute_value_mlt":[{"subitem_title":"Graph Rewriting Approaches to Convert Asynchronous Read Operation into Synchronous One for Embedded Memory in FPGAs","subitem_title_language":"en"},{"subitem_title":"FPGAの組込みメモリに対する非同期読出しの同期読出し変換のためのグラフ書換えアプローチ","subitem_title_language":"ja"}]},"item_1617186419668":{"attribute_name":"Creator","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Mondal, Md. Nazrul Islam","creatorNameLang":"en"}],"familyNames":[{"familyName":"Mondal","familyNameLang":"en"}],"givenNames":[{"givenName":"Md. Nazrul Islam","givenNameLang":"en"}]}]},"item_1617186476635":{"attribute_name":"Access Rights","attribute_value_mlt":[{"subitem_access_right":"open access","subitem_access_right_uri":"http://purl.org/coar/access_right/c_abf2"}]},"item_1617186499011":{"attribute_name":"Rights","attribute_value_mlt":[{"subitem_rights":"Copyright(c) by Author"}]},"item_1617186609386":{"attribute_name":"Subject","attribute_value_mlt":[{"subitem_subject":"540","subitem_subject_scheme":"NDC"}]},"item_1617186702042":{"attribute_name":"Language","attribute_value_mlt":[{"subitem_language":"eng"}]},"item_1617187087799":{"attribute_name":"Dissertation Number","attribute_value_mlt":[{"subitem_dissertationnumber":"甲第5942号"}]},"item_1617187112279":{"attribute_name":"Degree Name","attribute_value_mlt":[{"subitem_degreename":"博士(工学)","subitem_degreename_language":"ja"},{"subitem_degreename":"Engineering","subitem_degreename_language":"en"}]},"item_1617187136212":{"attribute_name":"Date Granted","attribute_value_mlt":[{"subitem_dategranted":"2012-09-25"}]},"item_1617258105262":{"attribute_name":"Resource Type","attribute_value_mlt":[{"resourcetype":"doctoral thesis","resourceuri":"http://purl.org/coar/resource_type/c_db06"}]},"item_1617353299429":{"attribute_name":"Relation","attribute_value_mlt":[{"subitem_relation_name":[{"subitem_relation_name_text":"[J-1] Md. Nazrul Islam Mondal, Koji Nakano, Yasuaki Ito, A Rewriting Approach to Replace Asynchronous ROMs with Synchronous Ones for the Circuits with Cycles, International Journal of Networking and Computing, Vol. 2, No.2, pp.269-290, July 2012."}],"subitem_relation_type":"references"},{"subitem_relation_name":[{"subitem_relation_name_text":"[J-2] Md. Nazrul Islam Mondal, Koji Nakano, Yasuaki Ito, An Algorithm to Obtain Circuits with Synchronous RAMs, Journal of Communication and Computer, Vol. 9, No.5, pp.547-559, May 2012."}],"subitem_relation_type":"references"},{"subitem_relation_name":[{"subitem_relation_name_text":"[J-3] Md. Nazrul Islam Mondal, Koji Nakano, Yasuaki Ito, A Graph Rewriting Approach for Converting Asynchronous ROMs into Synchronous Ones, IEICE Transactions on Information and Systems, Vol. E94-D, No.12, pp.2378-2388, December 2011."}],"subitem_relation_type":"references"},{"subitem_relation_type":"references","subitem_relation_type_id":{"subitem_relation_type_id_text":"http://www.ijnc.org/index.php/ijnc/article/view/48","subitem_relation_type_select":"URI"}},{"subitem_relation_type":"references","subitem_relation_type_id":{"subitem_relation_type_id_text":"http://www.davidpublishing.com/show.html?5750","subitem_relation_type_select":"URI"}},{"subitem_relation_type":"references","subitem_relation_type_id":{"subitem_relation_type_id_text":"http://dx.doi.org/10.1587/transinf.E94.D.2378","subitem_relation_type_select":"DOI"}}]},"item_1617605131499":{"attribute_name":"File","attribute_type":"file","attribute_value_mlt":[{"accessrole":"open_access","date":[{"dateType":"Available","dateValue":"2023-03-18"}],"displaytype":"simple","filename":"diss_ko5942.pdf","filesize":[{"value":"557.7 KB"}],"mimetype":"application/pdf","url":{"objectType":"fulltext","url":"https://hiroshima.repo.nii.ac.jp/record/2005697/files/diss_ko5942.pdf"},"version_id":"8ebac083-37db-471e-9c5f-65eaef63f245"}]},"item_1617944105607":{"attribute_name":"Degree Grantor","attribute_value_mlt":[{"subitem_degreegrantor":[{"subitem_degreegrantor_language":"ja","subitem_degreegrantor_name":"広島大学"}],"subitem_degreegrantor_identifier":[{"subitem_degreegrantor_identifier_name":"15401","subitem_degreegrantor_identifier_scheme":"kakenhi"}]},{"subitem_degreegrantor":[{"subitem_degreegrantor_language":"en","subitem_degreegrantor_name":"Hiroshima University"}]}]},"item_1732771732025":{"attribute_name":"旧ID","attribute_value":"34068"},"item_title":"Graph Rewriting Approaches to Convert Asynchronous Read Operation into Synchronous One for Embedded Memory in FPGAs","item_type_id":"40003","owner":"41","path":["1730444916333"],"pubdate":{"attribute_name":"PubDate","attribute_value":"2023-03-18"},"publish_date":"2023-03-18","publish_status":"0","recid":"2005697","relation_version_is_last":true,"title":["Graph Rewriting Approaches to Convert Asynchronous Read Operation into Synchronous One for Embedded Memory in FPGAs"],"weko_creator_id":"41","weko_shared_id":-1},"updated":"2025-02-20T09:06:34.122031+00:00"}