{"created":"2025-02-18T09:34:56.565275+00:00","id":2004181,"links":{},"metadata":{"_buckets":{"deposit":"eb70cdfc-b6f3-4784-83ac-de3a91d16fd1"},"_deposit":{"created_by":41,"id":"2004181","owners":[41],"pid":{"revision_id":0,"type":"depid","value":"2004181"},"status":"published"},"_oai":{"id":"oai:hiroshima.repo.nii.ac.jp:02004181","sets":["1730444908512:1730444913453"]},"author_link":[],"item_1617186331708":{"attribute_name":"Title","attribute_value_mlt":[{"subitem_title":"Efficient Hardware Algorithms for the FPGA","subitem_title_language":"en"},{"subitem_title":"FPGA向けの効率的なハードウエアアルゴリズム","subitem_title_language":"ja"}]},"item_1617186419668":{"attribute_name":"Creator","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"周, 昕","creatorNameLang":"ja"},{"creatorName":"Zhou, Xin","creatorNameLang":"en"}],"familyNames":[{"familyName":"周","familyNameLang":"ja"},{"familyName":"Zhou","familyNameLang":"en"}],"givenNames":[{"givenName":"昕","givenNameLang":"ja"},{"givenName":"Xin","givenNameLang":"en"}]}]},"item_1617186476635":{"attribute_name":"Access Rights","attribute_value_mlt":[{"subitem_access_right":"open access","subitem_access_right_uri":"http://purl.org/coar/access_right/c_abf2"}]},"item_1617186609386":{"attribute_name":"Subject","attribute_value_mlt":[{"subitem_subject":"540","subitem_subject_scheme":"NDC"}]},"item_1617186702042":{"attribute_name":"Language","attribute_value_mlt":[{"subitem_language":"eng"}]},"item_1617187087799":{"attribute_name":"Dissertation Number","attribute_value_mlt":[{"subitem_dissertationnumber":"甲第7123号"}]},"item_1617187112279":{"attribute_name":"Degree Name","attribute_value_mlt":[{"subitem_degreename":"博士(工学)","subitem_degreename_language":"ja"},{"subitem_degreename":"Doctor of Engineering","subitem_degreename_language":"en"}]},"item_1617187136212":{"attribute_name":"Date Granted","attribute_value_mlt":[{"subitem_dategranted":"2016-09-20"}]},"item_1617258105262":{"attribute_name":"Resource Type","attribute_value_mlt":[{"resourcetype":"doctoral thesis","resourceuri":"http://purl.org/coar/resource_type/c_db06"}]},"item_1617265215918":{"attribute_name":"Version Type","attribute_value_mlt":[{"subitem_version_resource":"http://purl.org/coar/version/c_be7fb7dd8ff6fe43","subitem_version_type":"NA"}]},"item_1617353299429":{"attribute_name":"Relation","attribute_value_mlt":[{"subitem_relation_name":[{"subitem_relation_name_text":"・Xin Zhou, Norihiro Tomagou, Yasuaki Ito and Koji Nakano; Implementations of the Hough Transform on the Embedded Multicore Processors; International Journal of Networking and Computing, 4(1), 174-188, 2014."}],"subitem_relation_type":"references"},{"subitem_relation_name":[{"subitem_relation_name_text":"・Xin Zhou, Koji Nakano and Yasuaki Ito; Efficient Implementation of FDFM Approach for Euclidean Algorithms on the FPGA; International Journal of Networking and Computing, 6(2) 420-435, 2016."}],"subitem_relation_type":"references"},{"subitem_relation_name":[{"subitem_relation_name_text":"・Xin Zhou, Yasuaki Ito and Koji Nakano; An Efficient Implementation of the Hough Transform using DSP slices and block RAMs on the FPGA; Proc. of the IEEE 7th International Symposium on Embedded Multicore SoCs (MCSoC), 85-90, September 2013. (doi: 10.1109/MCSoC.2013.29)"}],"subitem_relation_type":"references"},{"subitem_relation_name":[{"subitem_relation_name_text":"・Xin Zhou, Yasuaki Ito and Koji Nakano; An Efficient Implementation of the Gradient-based Hough Transform using DSP slices and block RAMs on the FPGA; Proc. of International Parallel and Distributed Processing Symposium Workshops, 762-770, May 2014."}],"subitem_relation_type":"references"},{"subitem_relation_name":[{"subitem_relation_name_text":"・Xin Zhou, Yasuaki Ito and Koji Nakano; An Efficient Implementation of the One-Dimensional Hough Transform Algorithm for Circle Detection on the FPGA; Proc. of International Symposium on Computing and Networking, 447-452, December 2014. (doi: 10.1109/CANDAR.2014.32)"}],"subitem_relation_type":"references"},{"subitem_relation_name":[{"subitem_relation_name_text":"・Xin Zhou, Koji Nakano and Yasuaki Ito; Parallel FDFM Approach for Computing GCDs Using the FPGA; Proc. of International Conference on Parallel Processing and Applied Mathematics (PPAM 2015, LNCS 9573), 238-247, September 2015. (doi: 10.1007/978-3-319-32149-3_23)"}],"subitem_relation_type":"references"},{"subitem_relation_name":[{"subitem_relation_name_text":"・Xin Zhou, Yasuaki Ito and Koji Nakano; An Efficient Implementation of LZW Decompression in the FPGA; Proc. of International Parallel and Distributed Processing Symposium Workshops, 599-607, May 2016. (doi: 10.1109/IPDPSW.2016.33)"}],"subitem_relation_type":"references"},{"subitem_relation_type":"references","subitem_relation_type_id":{"subitem_relation_type_id_text":"http://doi.org/10.1109/MCSoC.2013.29","subitem_relation_type_select":"DOI"}},{"subitem_relation_type":"references","subitem_relation_type_id":{"subitem_relation_type_id_text":"http://doi.org/10.1109/CANDAR.2014.32","subitem_relation_type_select":"DOI"}},{"subitem_relation_type":"references","subitem_relation_type_id":{"subitem_relation_type_id_text":"http://doi.org/10.1007/978-3-319-32149-3_23","subitem_relation_type_select":"DOI"}},{"subitem_relation_type":"references","subitem_relation_type_id":{"subitem_relation_type_id_text":"http://doi.org/10.1109/IPDPSW.2016.33","subitem_relation_type_select":"DOI"}}]},"item_1617605131499":{"attribute_name":"File","attribute_type":"file","attribute_value_mlt":[{"accessrole":"open_access","date":[{"dateType":"Available","dateValue":"2023-03-18"}],"displaytype":"simple","filename":"k7123_3.pdf","filesize":[{"value":"12.2 MB"}],"mimetype":"application/pdf","url":{"objectType":"fulltext","url":"https://hiroshima.repo.nii.ac.jp/record/2004181/files/k7123_3.pdf"},"version_id":"ac0ea2cc-e6a0-4002-b959-8d1c3151bcca"},{"accessrole":"open_access","date":[{"dateType":"Available","dateValue":"2023-03-18"}],"displaytype":"simple","filename":"k7123_1.pdf","filesize":[{"value":"1.3 MB"}],"mimetype":"application/pdf","url":{"objectType":"abstract","url":"https://hiroshima.repo.nii.ac.jp/record/2004181/files/k7123_1.pdf"},"version_id":"6874f086-d441-4232-a13b-c8bb0b019a81"},{"accessrole":"open_access","date":[{"dateType":"Available","dateValue":"2023-03-18"}],"displaytype":"simple","filename":"k7123_2.pdf","filesize":[{"value":"156.4 KB"}],"mimetype":"application/pdf","url":{"objectType":"abstract","url":"https://hiroshima.repo.nii.ac.jp/record/2004181/files/k7123_2.pdf"},"version_id":"774af6f1-e42f-41dd-b05e-5d915cb24a1a"}]},"item_1617944105607":{"attribute_name":"Degree Grantor","attribute_value_mlt":[{"subitem_degreegrantor":[{"subitem_degreegrantor_language":"ja","subitem_degreegrantor_name":"広島大学"}],"subitem_degreegrantor_identifier":[{"subitem_degreegrantor_identifier_name":"15401","subitem_degreegrantor_identifier_scheme":"kakenhi"}]},{"subitem_degreegrantor":[{"subitem_degreegrantor_language":"en","subitem_degreegrantor_name":"Hiroshima University"}]}]},"item_1732771732025":{"attribute_name":"旧ID","attribute_value":"41460"},"item_title":"Efficient Hardware Algorithms for the FPGA","item_type_id":"40003","owner":"41","path":["1730444913453"],"pubdate":{"attribute_name":"PubDate","attribute_value":"2023-03-18"},"publish_date":"2023-03-18","publish_status":"0","recid":"2004181","relation_version_is_last":true,"title":["Efficient Hardware Algorithms for the FPGA"],"weko_creator_id":"41","weko_shared_id":-1},"updated":"2025-02-20T04:05:40.747453+00:00"}